terminal dbvwerner

Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner Daniel Werner

Daniel Werner

Computer Engineer

about

An image of me, Daniel Werner!
A Little About Me

Howdy! I'm Daniel Werner, an undergrad at the University of Michigan studying Computer Engineering.

I'm passionate about working with embedded systems and hardware, and I'm always looking for new opportunities to diversify my knowledge of software and hardware design. I have coursework and projects that have helped me gain a deeper understanding of embedded systems, computer architecture, and operating systems.

I'm also interested in learning about history and creating video games with didactic elements.

Skills, Tools, and Technologies

C C++ SystemVerilog Verilog Python Bash ARM Assembly RISC-V Assembly Java MATLAB Git KiCad Xilinx Vivado Xilinx Vitis Intel Quartus Prime LTSpice gem5 Simulator LLVM Synopsis Verdi OpenGL Cadence Virtuoso Altium Designer
C C++ SystemVerilog Verilog Python Bash ARM Assembly RISC-V Assembly Java MATLAB Git KiCad Xilinx Vivado Xilinx Vitis Intel Quartus Prime LTSpice gem5 Simulator LLVM Synopsis Verdi OpenGL Cadence Virtuoso Altium Designer

education

Miami Dade College

Associate of Arts

Graduated: May 2021

Completed degree while Dual-Enrolled in High School.

projects

Out-of-Order RISC-V Processor memory

A fully synthesizable Advanced Superscalar processor written in SystemVerilog.

SystemVerilog Verdi RTL Design

Remote Camera Controller linked_camera

An ergonomic remote-camera controller with a manual movement mode and auto-tracking mode.

C STM32 KiCad

ECC Pointers (In Progress) build

A mixed software/hardware solution for protecting pointers against transient faults.

C gem5 Simulator LLVM

Thread Library gesture

A Kernel C++ Library on Unix with support for Multi-CPU usage and monitor primitives.

C++ Unix Multi-threading

5-Stage Pipeline CPU Simulator memory

A simulator for the classic MIPS 5-Stage Pipeline written in C.

C Pipelining Computer Organization

Wertek Pedals waves

A series of guitar pedals using analog effects: distortion, treble boost, fuzz.

PCB Design KiCad

Strategy Game (In Progress) cottage

An isometric city-building strategy game made in a custom game engine in C++ and an OpenGL graphics library.

C++ OpenGL

CDTek V1 CPU (In Progress) memory

A simple 8-Bit CPU built using 74LS series IC Chips, initially designed and tested with Verilog.

Verilog Digital Design PCB Design

contact

Email

dbvwerner@gmail.com

My personal email. Feel free to reach out to me here about anything.

dbwerner@umich.edu

My educational email. Reach out to me here for school-related communication.

Location

Ann Arbor, MI

Go Blue!